

# POWER GENERATION CONTROLLER AND METHOD FOR A VEHICLE

## CROSS REFERENCE TO RELATED APPLICATION

This application is based on and incorporates herein by  
5 reference Japanese Patent Application No. 2001-1492 filed January  
9, 2001.

## BACKGROUND OF THE INVENTION

10 The present invention relates to a power generation controller  
and method for a vehicle.

15 In a power generator for vehicles, it is proposed in  
JP-U-62-44698 to detect a start of a rotor in a power generator,  
which indicates a start of an engine, by utilizing small AC voltages  
appearing in a stator winding. Since the AC voltage generated only  
by a remaining magnetic flux in a field core of the rotor is very  
small, the small voltage cannot be detected when a DC leak current  
(shown with solid line in Fig. 5) flows from the higher potential  
side of an on-board battery to the power generator. It is difficult  
to detect the voltage until the rotation of the rotor becomes  
20 relatively high. It is also difficult to perform this voltage  
detection due to susceptibility of a contact resistance in the power  
generator to environmental disturbances.

25 In order to counter these problems caused by a leak current,  
detection circuits are proposed in U.S. Patent No. 5182511 and No.  
5602470 (JP-A-3-215200 and JP-A-8-503308). In these circuits, two  
phase voltages are detected. However, more connections between the  
stator winding and the detection circuit are required in these

circuits, making the structure of the power generator complex and decreasing reliability.

#### SUMMARY OF THE INVENTION

5       The present invention therefore has an objective to provide a power generation controller and method for a vehicle that can maintain the accuracy of rotation detection even when a leak current occurs.

10       To attain this objective, a power generation controller for a vehicle controls an output voltage of the power generator by turning on and off a current supply a field winding of the power generator. The controller detects a start-up condition of power generation when the frequency of a phase voltage in the stator winding of the power generator exceeds a predetermined value. The controller temporarily connects a resistor in series between a terminal where the phase voltage is applied and a negative terminal of a battery, in response to the detection of start-up condition.

15       According to the present invention, even when the phase voltage increases due to occurrence of a leak current, the leak current is passed to the negative terminal of the battery via the resistor temporarily turned on. Therefore, the phase voltage with small amplitude will not be masked by DC drifting component. As a result, the accuracy of rotation detection can be maintained even when the leak current occurs.

#### BRIEF DESCRIPTION OF THE DRAWINGS

20       The above and other objectives, features and advantages of

the present invention will become more apparent from the following detailed description made with reference to the accompanying drawings. In the drawings:

Fig. 1 is an electric wiring diagram showing a power generation controller for a vehicle according to a first embodiment of the present invention;

Fig. 2 is a circuit diagram showing a detailed structure of a power control circuit in the first embodiment;

Fig. 3 is an electric wiring diagram showing a power generation controller for a vehicle according to a second embodiment of the present invention;

Fig. 4 is an electric wiring diagram showing a power generation controller for a vehicle according to a third embodiment of the present invention; and

Fig. 5 is a correlation diagram showing a relationship between a drifting Y-phase voltage  $P_y$  and a voltage generated by a remaining flux in a related art.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The preferred embodiments of the present invention will be explained with reference to various embodiments in the accompanying drawings.

##### [First Embodiment]

Fig. 1 shows a power generation controller 1 for a vehicle according to a first embodiment, as well as connections with a power generator 2 for a vehicle and a battery 3.

A power generation controller 1 controls an output voltage

of a power generator 2 to be within a predetermined range. The power generator 2 comprises a three-phase stator winding 21, a field winding 22, and a full-wave rectifying circuit 23. The full-wave rectifying circuit 23 rectifies a three phase output voltages of stator winding 21. The output voltage control of this power generator 2 is performed by adjusting the field current that is fed to the field winding 22. An output terminal (B terminal) of the power generator 2 is connected to a battery 3 or other electrical loads (not shown), to which currents are fed by the power generator 2 via the B terminal.

Next, the structure of the power generation controller 1 will be discussed in detail. As shown in the Fig. 1, the power generation controller 1 comprises a power transistor 11, a flywheel diode 12, a voltage control circuit 13, a power supply circuit 14, and a power control circuit 15.

The power transistor 11 is connected in series to the field winding 22 and used as the first switching means that passes and cuts off the field current. The flywheel diode 12 is connected in parallel with the field winding 22 to flywheel the field current when the power transistor 11 is turned off. The voltage control circuit 13 controls ON/OFF condition of the power transistor 11 so that the output voltage of the power generator 2 is monitored and remains within a predetermined range. The power supply circuit 14 supplies power to maintain performance of the voltage control circuit 13. The power control circuit 15 drives the power supply circuit 14 by detecting rotations of the rotor of the power generator 2 based on one of the phase voltages of the stator winding 21 (such

as a Y-phase voltage  $P_y$ ), namely, by detecting rotations of an engine.

As shown in the Fig. 2, the power control circuit 15 comprises voltage comparators 30 and 31, a counter circuit 32, an analog switch 33, an OR circuit 34, a pulse generation circuit 35, an AND circuit 36, an inverter circuit 37, resistors 38 and 39, and a transistor 40.

The voltage comparator 30 generates pulse signals corresponding to the number of rotations of the power generator 2. It compares the Y-phase voltage  $P_y$  that is applied to an input terminal 60 with a predetermined reference voltage  $V_1$ , and converts it to binary signals. The counter circuit 32 counts the number of pulse signals outputted from the voltage comparator 30. When this number reaches a predetermined value  $N_1$ , it switches its output from a low level to a high level. The analog switch 33 is for applying an operating voltage  $I_G$  to the power supply circuit 14. When the number of rotations of the power generator 2 has increased, the output of the counter circuit 32 becomes high. This output is inverted to low by the inverter circuit 37 and inputted to the analog switch 33. As a result, the analog switch is switched from OFF to ON, and the voltage  $I_G$  is applied to the power supply circuit 14.

The transistor 40 is the second switching means to force leak current appearing in the stator winding 21 or the full-wave rectifying circuit 23 to flow into the ground. It is comprised of a MOS-type FET as an example. The resistor 39 is connected between the input terminal 60 and the transistor 40. Its resistance is smaller than that of the resistor 38, which is connected between the input terminal 60 and the ground.

The voltage comparator 31 detects a large leak current flowing into the input terminal 60 by comparing the Y-phase voltage  $P_y$  that is applied to the input terminal 60 with a predetermined reference voltage  $V_2$ . The predetermined reference voltage  $V_2$  and the Y-phase voltage  $P_y$  that appears at the input terminal 60 are applied to the positive and negative terminals of the voltage comparator 31, respectively. When the Y-phase voltage  $P_y$  reaches the reference voltage  $V_2$ , the output is switched to a low level. The pulse generation circuit 35 generates pulse signals with a predetermined cycle (e.g., approximately 0.5-2 seconds).

The OR circuit 34 outputs the logical OR signal of the output signal of the voltage comparator 31 and pulse signals generated by the pulse generator 35. The output of the voltage comparator 31 will be kept at a high level until the voltage at the input terminal 60 becomes high due to the large leak current. Therefore, the output of the OR circuit 34 will be kept at the high level during this period. After the voltage at the input terminal 60 rises, and the output of the voltage comparator 31 is switched to the low level, the OR circuit 34 outputs pulse signals generated by the pulse generation circuit 35.

The AND circuit 36 outputs a logical AND signal of the output of the inverter circuit 37 and that of the OR circuit 34. The ON/OFF condition of the transistor 40 will be controlled by this output signal.

The voltage control circuit 13 corresponds to a voltage control means. The voltage comparator 30 and the counter circuit 32 correspond to a power generation detection means. The voltage

comparator 31, the OR circuit 34, the pulse generation circuit 35, the AND circuit 36, and the inverter circuit 37 correspond to a switching control means.

Next, the operation of the power generation controller 1 of this embodiment will be discussed.

After a starter (not shown) is driven for starting an engine and the power generator 2 starts its rotation, the amplitude of the Y-phase voltage  $P_y$  that is applied to the input terminal 60 of the power control circuit 15 gradually increases. When this amplitude of the Y-phase voltage  $P_y$  becomes larger than the reference voltage  $V_1$ , the voltage comparator 30 generates the predetermined signal which frequency is proportional to the number of rotations of the power generator 2, and inputs it into the counter circuit 32. When the number of pulses inputted into the counter circuit 32 during a predetermined period exceeds the predetermined value  $N_1$ , in other words, the number of rotations of the power generator 2 reaches the one that corresponds to the predetermined value  $N_1$ , the output of the counter circuit 32 is switched from the low level to the high level, turning on the analog switch 33. Therefore, the voltage that is supplied by the battery 3 via the B-terminal of the power generator 2 is applied to the power supply circuit 14. Then, control operation of the output voltage of the power generator 2 by the voltage control circuit 13 starts.

Next, the case of leak current flowing into the stator winding 21 or the full-wave rectifying circuit 23 will be discussed.

When the power generator 2 is not generating power, the output of the counter circuit 32 is at the low level, this output signal

is inverted to the high level by the inverter circuit 37 and inputted to one of the input terminals of the AND circuit 36. At this time, if the Y-phase voltage  $P_y$  is smaller than the reference voltage  $V_2$ , the output of the voltage comparator 31 will be at the high level. Therefore, the input terminal 60 will be grounded via the resistor 39 and the transistor 40. Thus, the leak current will be passed to the negative terminal (the ground side) of the battery 3 via these components.

If the leak current is small, the voltage drop by the resistor 39 should be small. Therefore, the voltage at the input terminal 60, which is connected to one end of the resistor 39, will be kept smaller than the reference voltage  $V_2$ . The output of the AND circuit 36 will be kept at the high level, and the transistor 40 will be kept turned on. Therefore, the voltage at the input terminal 60 will be kept lower since the leak current flowing into the input terminal 60 will run into the ground via the resistor 39.

On the other hand, if the leak current is large and exceeds the reference voltage  $V_2$ , the output of the voltage comparator 31 will be at the low level. Assuming that the pulse generation circuit 35 is not provided, the output of the AND circuit 36 would be at the low level and the transistor 40 would be turned off. Once the transistor 40 is turned off, it will not be turned on again as long as the voltage at the input terminal 60 remains higher than the reference voltage  $V_2$ . In this case, the leak current will be passed to the negative terminal of the battery 3 via the resistor 38. Since the resistance of the resistor 38 is larger than that of the resistor 39, the Y-phase voltage appearing at the input terminal 60 will



not become lower than the reference voltage V2 unless the leak current becomes smaller than several hundreds  $\mu$  A. Therefore, the transistor 40 will not be turned on.

Assume that the engine is started and the rotor of the power generator 2 starts rotating when the leak current has dropped to several hundreds mA and the Y-phase voltage has slightly dropped while the transistor 40 is turned off. Then, the voltage generated by a remaining magnetic flux appears. However, it will be masked by a voltage drop in the resistor 38 generated by the leak current, and, the Y-phase voltage  $P_y$  appearing at the input terminal 60 cannot be converted to binary signals by the voltage comparator 30.

In order to counter this problem, the pulse generation circuit 35 is installed in this embodiment. More specifically, the OR circuit 34 is installed upstream from the AND circuit 36. The logical OR signal of the pulse signals generated by the pulse generation circuit 35 and the output signal of the voltage comparator 31 are inputted into the AND circuit 36.

Since the period of the pulse signal generated by the pulse generation circuit 35 is set to approximately 0.5-2 seconds, the output of the AND circuit 36 periodically becomes high in this period. Therefore, even when the leak current increases and the voltage at the input terminal 60 exceeds the reference voltage V2, the transistor 40 periodically turns on in the period of 0.5-2 seconds.

If the leak current has not decreased by this time, the voltage drop by the resistor 39 will be larger than the reference voltage V2 and the output of the voltage comparator 31 becomes low. As a result, the transistor 40 turns off again. If the leak current has

decreased, the voltage drop by the resistor 39 will be smaller than the reference voltage V2 and the output of the voltage comparator 31 becomes high. As a result, the transistor 40 remains turned on.

Even when the leak current is generated and the voltage at the input terminal 60 exceeds the reference voltage V2, the fluctuation of the leak current can be monitored each time since the transistor 40 periodically turns on after that. Therefore, the DC drift component can be immediately decreased when the leak current is decreased. Thus, the rotation detection can be performed precisely based on the small voltage appearing at the input terminal 60.

[Second Embodiment]

Fig. 3 shows a power generation controller 1A for a vehicle according to the second embodiment. Compared with a power generation controller 1 shown in Fig. 2, the power generation controller 1A has the power control 15A replaced with a power control circuit 15, and an OR circuit 16 added upstream (the gate side) from the power transistor 11. This power control circuit 15A has an OR circuit 34 and a pulse generation circuit 35 taken out while a peak detection circuit 41, a voltage comparator 42, an AND circuits 43 and 48, a timer circuit 44, a clock circuit 45, a delay circuit 46, an inverter circuit 47, and an OR circuit 49 added in order to control the ON/OFF condition of the transistor 40.

The peak detection circuit 41 is for detection of peak values of the Y-phase voltage  $P_y$  that is applied to the input terminal 60. It comprises a diode, a capacitor, and a resistor. The voltage comparator 42 compares the peak value of the Y-phase voltage  $P_y$

detected by the peak detection circuit 41 with a predetermined reference voltage V3. It switches its output to high when this peak value exceeds the reference voltage V3. This reference voltage V3 is set to a value smaller than the reference voltage V1 that is applied to the negative terminal of the voltage comparator 30.

The AND circuit 43 receives the output of the inverter circuit 37 and that of the voltage comparator 42. In the condition prior to power generation, the output of the counter circuit 32 is at a low level. Therefore, a high level signal from the inverter circuit 37 will be inputted to one of the input terminals of the AND circuit 43. As a result, if the peak value of the signal appearing at the input terminal 60 exceeds the reference voltage V3, a high level signal from the peak detection circuit 41 will be inputted to the other input terminal of the AND circuit 43, switching the output of the AND circuit 43 to high.

The timer circuit 44 outputs the high level signal only for the predetermined period after the output of the AND circuit 43 is switched to high. The clock circuit 45 will be in operation only during the output of the timer circuit 44 is high, and generates clock pulse signals with the predetermined duty ratio. The frequency of the clock pulse signals is set to the value significantly higher than the frequency of the pulse signals generated by the pulse generation circuit 35 used in the first embodiment. For example, it is set to the frequency of 200Hz. These clock pulse signals are inputted to the gate of the power transistor 11 via the OR circuit 16.

The delay circuit 46 delays the output signal of the timer

circuit 44 by a predetermined period. This period is set to a value longer than a cumulative turn-on time of all gate terminals connected to turn on the transistor 40 in the subsequent stage. The AND circuit 48 outputs a logical AND of the output signal of the timer circuit 44 and that of the inverter circuit 47. The OR circuit 49 receives the output signals of the AND circuits 48 and 36, and inputs the logical OR of these two signals to the gate of the transistor 40.

The voltage comparators 31 and 42, the AND circuits 36, 43, and 48, the inverter circuit 37 and 47, the peak detection circuit 41, the timer circuit 44, the clock circuit 45, the delay circuit 46, the OR circuits 49 and 16 correspond to a switching control means.

When the peak voltage appearing at the input terminal 60 of the power control circuit 15A increases and reaches the reference voltage V3, the field current is temporarily fed to the field winding 22 under the control of the power transistor 11, which is turned on and off by clock pulses generated by the clock circuit 45.

In parallel with this operation, the transistor 40 remains turned on by a high level output from the AND circuit 48 during the time corresponding to the delay time set by the delay circuit 46. This delay time is set to a value longer than a delay with which the transistor actually turns on after a command of turning it on is issued. This makes it possible to turn on the transistor 40 in contemplation of accumulated delays in various kinds of gate components of the switching control means. As a result, DC drifting component generated by the leak current can be reduced. If the voltage at the input terminal 60 exceeds the reference voltage V2

due to a leak current and a low level signal is outputted from the AND circuit 36 in spite of the fact that no power generation occurs, the transistor 40 cannot be turned on by this low level signal. However, the transistor 40 will be turned on while the output of the AND circuit 48 remains at the high level for the predetermined period. Therefore, when the transistor 40 is turned on and the leak current flows through the resistor 39 where the leak current is reduced, the transistor 40 will remain turned on until power generation starts.

If the rotation of the rotor is not detected (if the output of the counter circuit 32 is not switched to the high level) while feeding the field current by turning on and off the power transistor 11, the output of the timer circuit 44 becomes low after the predetermined period has passed returning it back to a stand-by condition. When the voltage at the input terminal 60 exceeds the reference voltage V2, the operation to feed the field current will be repeated.

Since the Y-phase voltage can be amplified by enhancing the actual magnetization of the rotor through the feeding of field current, the rotation detection using the counter circuit 32 can be performed for lower rotation ranges resulting in easier and more reliable engine start detection.

#### [Third Embodiment]

Fig. 4 shows a power generation controller 1 for a vehicle according to the third embodiment. In a power generation controller 1B shown in the Fig. 4, the power control circuit 15B in the power generation controller 1A shown in Fig. 3 is replaced with the power

control circuit 15A. In this power control circuit 15B, a timer circuit 50, an inverter circuit 51, and an AND circuit 52 are added to the power control circuit 15A shown in the Fig. 3.

5 The timer circuit 50 maintains its output at a high level for a predetermined period after the output of the timer circuit 44 falls down. The setting time of this timer circuit 50 is set longer than the setting time of the timer circuit 44. The AND circuit 52 outputs the logical AND of the clock pulse signals outputted from the clock circuit 45 and the output of the timer circuit 50 inverted by the inverter circuit 51.

10 Since the timer circuit 50 starts its operation when the output of the timer circuit 44 falls down, a low level signal from the inverter circuit 51 is inputted to one of the input terminals of the AND circuit 52 for the predetermined period after the timer circuit 51 starts its operation. Therefore, when power generation has not started after a feeding of a field current, the next field current feeding will be forcefully prohibited only for the setting period of this timer circuit 50. By this operation, the field current will not be continuously fed. As a result, excessive discharge of the battery 3 can be prevented.

15 The voltage comparators 31 and 42, the AND circuits 36, 43, 48, and 52, the inverter circuits 37, 47, and 51, the peak detection circuit 41, the timer circuits 44 and 50, the clock circuit 45, the delay circuit 46, the OR circuits 49 and 16 correspond to the switching means.

25 The present invention should not be limited to the disclosed embodiments, but may be implemented in various ways without departing

from the spirit of the invention.

10004320 432784